Abstract-This paper introduces a technique for improving the sensitivity of RF subsamplers in radar and coherent receiver applications. The technique, referred to herein as "delta modulation" (DM), feeds the time-average output of a monobit analog-to-digital converter (ADC) back to the ADC input, but with opposite polarity. Assuming pseudostationary modulation statistics on the sampled RF waveform, the feedback signal corrects for aggregate dc offsets present in the ADC that otherwise degrade ADC sensitivity. Two RF integrated circuits (RFICs) are designed to demonstrate the approach. One uses analog DM to create the feedback signal; the other uses digital DM to achieve the same result. A series of tests validates the designs. The dynamic time-domain response confirms the feedback loop's basic operation. Measured output quantization imbalance, under noise-only input drive, significantly improves with the use of the DM circuit, even for large, deliberately induced dc offsets and wide temperature variation from 55 C to 85 C. Examination of the corrected versus uncorrected baseband spectrum under swept input signal-to-noise ratio (SNR) conditions demonstrates the effectiveness of this approach for realistic radar and coherent receiver applications. Two-tone testing shows no impact of the DM technique on ADC linearity.
. Theoretic output SINAD versus input SNR for a monobit ADC, comparing the effects of jitter and dc offset with ideal performance. Jitter affects performance at high input SNR values, whereas dc offset affects performance at low SNR values. For the jittered curve, this illustration assumes that the jitter of the input RF signal is 5% of the inverse of the input RF frequency. For the response with dc offset, the offset-to-noise ratio used is 0 dB. and therefore also dynamic range, via time-domain processing of numerous phase-coherent data samples [2] . As a result, coherent digital receivers realize satisfactory levels of dynamic range using even simple monobit ADCs and/or sub-Nyquist sampling (subsampling). Modern examples of monobit receivers range from narrowband applications including pulsed radar [3] [4] [5] [6] , the global positioning system (GPS) [2] , [7] , and low-power communications [8] [9] [10] to ultrawideband communications [11] . Monobit sampling schemes likewise range widely from oversampling [11] down to extreme ratios of subsampling [3] .
The two primary mechanisms for performance degradation in monobit ADCs are clock jitter and dc offset. Analytic methods for analyzing these effects [3] , [12] are well established and are presented in terms of modern performance metrics in Appendix A. As an illustration, Fig. 1 plots the theoretic output signal-to-noise-and-distortion ratio (SINAD) across swept values of input signal-to-noise ratio (SNR), comparing the effects of jitter and dc offset with ideal performance. These results are independent of sample rate, sample frequency, noise bandwidth, etc. Whereas jitter degrades performance primarily at high input SNR values, dc offset degrades performance at the low and negative input SNR values where monobit receivers achieve most of their dynamic range via coherent 0018-9480 © 2014 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/ redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. sampling. Methods for minimizing dc offset are thus of special importance in monobit applications. For RF downconversion based on typical -bit ADCs, the most prevalent techniques for combating dc offset are: 1) automatic gain control (AGC) [13] , [14] which faces limitations with respect to tuning range, receiver linearity, and response time and 2) digital calibration [15] [16] [17] , which can have timing sensitivities, especially with respect to time-varying sources of offset [12] , [18] , [19] that can be encountered in practice. Other designs for mitigating offset in ADCs range from novel approaches such as dynamic clock skewing [20] to variations on classical analog design techniques [21] , all of which entail tradeoffs with respect to factors such as complexity and receiver linearity.
For RF downconversion based on monobit ADCs, this paper presents an alternative/complementary approach for offset correction based on delta modulation (DM). This new approach exploits the modulation statistics of the input RF waveform in order to generate an offset correction signal based on deviation of the sampled data from a pseudostationary mean value. This technique is especially simple, and therefore most relevant, for subsampling applications where the data rate of the quantized output is much less than the input RF frequency. To demonstrate the concept, monobit subsampling RFICs featuring analog and digital realizations of this DM approach are demonstrated for use in radar and coherent receiver applications. Measured results show improvements in dynamic range and quantization imbalance over a wide range of operating temperatures, without observable compromise to RF linearity. These results thus validate the effectiveness of the DM technique for improving the performance of monobit RF receivers.
II. DM CONCEPT
This section presents DM as a concept for improving the sensitivity of monobit subsamplers in coherent RF receivers. Perhaps the simplest example of a coherent RF system is a Doppler radar, which is in fact highly related to the measurement approach taken in this paper. Fig. 2 illustrates a typical implementation in simplified form. The transmitter generates an RF signal at frequency pulse modulated at a rate . Each pulse receives a pseudorandom phase shift from a BPSK modulator to eliminate range ambiguities. The resulting RF pulse train is transmitted at a target and reflected back to the radar with a Doppler shift . The radar receives the returned RF pulse train, downconverting it by means of a local oscillator (LO) to an intermediate frequency (IF). This IF signal is bandpass filtered through a "matched filter" of bandwidth roughly equal to the reciprocal of the pulse width. The IF signal and narrowband IF noise are quantized by a monobit ADC at a rate of one sample per pulse. Quadrature samples are then finally passed to a digital signal processor (DSP) for detection of time delay (range) and Doppler shift (velocity). Synchronous timing of all RF components allows for coherent processing in the DSP block, enabling detection of received signals even at negative input SNR values. Fig. 3 illustrates the sampling process in the frequency domain. Because the IF noise bandwidth is matched to the time-domain pulse width, which is always less than the pulse period , the noise bandwidth is consequently subsampled, resulting in a flat noise floor at baseband. For an IF tone at , nonquadrature subsampling produces a baseband tone at and an equal-amplitude alias at , making it impossible to discriminate between positive and negative target velocities. Quadrature subsampling, on the other hand, increases power at the true Doppler frequency by about 3 dB while suppressing power at the Doppler image frequency in proportion to the subsampler's image rejection ratio (IRR). The sign of the Doppler shift is thus recovered. Fig. 4 examines the radar modulation/demodulation process. A pseudorandom BPSK sequence modulates an RF pulse train . Other stationary or cyclostationary sequences (e.g., Barker codes) may also be used. The modulated RF signal scatters from a target, experiencing a Doppler shift. The radar receiver subsequently captures the backscattered RF signal, filtering it in the presence of noise and translating it to an appropriate IF frequency. A 1-bit ADC splits the IF pulse train into quadrature components and . These signals are sampled once per pulse period , preserving only the sign bit at the sampling instant. The resulting pseudorandom 1-bit sequences and are correlated with a time-delayed version of the original BPSK sequence to recover the Doppler shift corresponding to the complex baseband signal of Fig. 3(b) . From a statistical standpoint, because the phase modulation of signals and is pseudorandom, the time-average value of the quantized data and is ideally zero. The addition of dc offsets and , however, introduces an imbalance in the quantized data so that the mean value of sequences and is no longer zero. This "quantization imbalance" can consequently be used in a feedback loop to compensate for the effects of dc offset. Fig. 5 illustrates two feedback loops designed to continuously track and correct dc offset. For both designs, the input signal is buffered by an amplifier with gain , experiences an aggregate input-referred offset , is sampled repetitively at integer multiples of period and hard-limited between the values of and , producing a sampled, quantized output . The analog feedback circuit shown in Fig. 5 (a) uses a charge pump current and shunt capacitor to integrate the sampled data , feeding back any time-average deviation from zero to cancel . The digital realization of the same function is shown in Fig. 5(b) where an up/down counter sums the sampled data into an -bit word that is converted to an appropriate feedback voltage by a digital-to-analog converter (DAC).
Both the analog and digital feedback circuits operate according to an identical first-order nonlinear difference equation (1) where is the signum function. The term in (1) is equal to for the analog implementation of Fig. 5(a) . For the digital implementation of Fig. 5(b) , is simply the DAC step size and therefore independent of sample period . In both analog and digital cases, the designed polarity of the feedback loop must be negative in order to implement negative feedback, as indicated by the factor multiplying in (1). Specifically, the charge pump of Fig. 5(a) should pump charge into when is and pump charge out of when is . Likewise, the up/down counter of Fig. 5 (b) should decrement when is and increment when is . Fig. 6 illustrates (1) graphically for the case of analog feedback. For an arbitrary output waveform , the feedback voltage takes a negative step for every sample period during which the output is positive, and a positive step for every sample period during which the output is negative. Provided that , the feedback loop uses the offset-induced quantization imbalance in the output waveform to correct for by driving the time-average value of the output, and the sum of , to zero. Fig. 7 illustrates the classic DM architecture [22] once widely used for pulse-code modulation (PCM) encoding. The DM circuit is identical to the topologies shown in Fig. 5 , with the important distinction that classic DM used high oversampling ratios. The offset-cancelling DMs in Fig. 5 are in fact best suited for subsampling applications, such as pulse-Doppler radar, where the feedback network can run at a much lower rate than the RF input frequency, thus reducing the required circuit size/complexity so as not to negate the original advantages of a monobit ADC. Other considerations favoring subsampling applications for the offset-cancelling DM technique include: 1) the stability of the feedback loop, which is not a significant design consideration if the sample rate is much less than the frequency of the input waveform, and 2) the metastability of the monobit ADC itself, which again is not a significant design consideration unless the sample rate is increased up to the process limit of the digital technology.
Comparing the analog and digital DM topologies of Fig. 5 , the analog approach could be easily realized using discrete components external to a monobit ADC. The digital approach could likewise be realized using digital processing external to a monobit ADC or entirely within a digital processor such as a field-programmable gate array (FPGA). In Section III, both analog and digital DM designs are realized using CMOS RFIC technology.
III. RFIC DESIGN
Two quadrature monobit subsampler RFICs are designed in a commercially-available, 0.18-m silicon-on-insulator (SOI) CMOS process [23] with the express objective of demonstrating an increase in coherent receiver dynamic range using the DM technique. The two designs represent the analog and digital feedback techniques of Fig. 5 (a) and (b), respectively. Fig. 8 presents a chip-level block diagram general to both designs. An IF input signal is converted from single-ended to differential by an active balun composed of a differential amplifier having one input ac-grounded through a 4-pF capacitor. The resulting differential signal is split between in-phase and quadrature paths. Each path is buffered by differential amplifiers and fed to a monobit ADC composed of two master-slave current-mode logic (CML) D-latches clocked to sample the input RF waveform at the falling edge of each clock cycle. Single-ended CMOS inverters buffer the differential digital output to provide data streams as well as feedback sequences for the analog or digital feedback networks.
These designs assume an IF input frequency of 495 MHz and a sample rate of 1 MHz, corresponding to one sample per pulse for a 1-s pulse repetition interval. The supply voltage provided to the chip is 3.6 V. Examining Fig. 8 in greater detail, the active balun at the IF input uses a differential pair of 0.18-m on-chip RF-LDMOS transistors operating directly off the 3.6-V power supply. This RF-LDMOS input buffer ensures device reliability in the event that the input signal level unintentionally exceeds 20 dBm during laboratory testing. The remainder of the electronics in Fig. 8 uses a 1.8-V supply derived from a 3.6-to-1.8-V on-chip voltage regulator.
The phase shifter, shown in Fig. 9 , is a differential implementation of a typical single-ended RC phase shifter [24] designed to provide a 90 phase shift across all frequency. Using 643 and 0.5 pF ensures a balanced 3-dB loss through both and paths at the 495-MHz IF frequency. Alternative quadrature techniques such as Hilbert sampling [25] or reactive baluns can achieve broader bandwidth amplitude balance at the expense of a higher sample rate or larger physical size, respectively. The layout of the circuit in Fig. 9 uses four identical capacitors and four identical resistors arranged in a common-centroid pattern for optimal component matching. Simulation, including a quasi-static determination of parasitic resistance and capacitance, confirms the expected amplitude balance and phase shift at 495 MHz.
The monobit sampling circuit itself is composed of a pair of master-slave CML D-latches, as already illustrated in Fig. 8 . Each D-latch is identical to the conventional nMOS design presented in [26] , uses nMOS devices measuring 0.18 m 2.5 m, is biased with a 0.4-mA current source, and is dc-coupled at the input. Fig. 10 illustrates the details of the analog feedback network. A resistive divider provides a 0.9-V bias to one differential input of the master CML D-latch. The other differential D-latch input is biased by an analog delta modulator composed of a 0.1-mA charge pump driving a 0.1-F off-chip shunt capacitor. The feedback sequence and ADC output data are taken from complementary D-latch outputs. The polarity of negative feedback from the complementary D-latch output to differential D-latch input is chosen on the basis of layout simplicity. When the ADC output waveform is 1.8 V (logical ), the voltage at the charge pump input is 0 V, and the charge pump drives current into the shunt capacitor. When the ADC output is 0 V (logical ), the charge pump pulls current out of the shunt capacitor. Because the shunt capacitor biases the opposite differential arm of the master CML D-latch input, the polarity of feedback is, in fact, negative. If no dc offset exists in the ADC, the time-average value of the capacitor voltage is approximately 0.9 V, but if an input-referred dc offset does exist, the integrated voltage across the capacitor thus corrects for that offset. Fig. 11 shows the charge pump schematic. The current sources are 0.1 mA, corresponding to a 1-mV step size across the 0.1-F capacitor per 1-s clock cycle. The pMOS current mirrors are 17-finger 1 m 10 m devices; the nMOS current mirrors are 17-finger 1 m 4 m devices. Device cascoding is used to increase output impedence and reduce mismatch between pMOS and nMOS in order to improve balance between the up and down steps in the feedback voltage. In practice, small imbalances between up and down steps in the feedback network will also track out dynamically, as in (1), but with separate summations for increment steps and decrement steps . Fig. 12 illustrates the digital feedback network. In this case, an 11-bit up/down counter integrates the feedback sequence to a time-average value represented by an 11-bit digital word. When the ADC output waveform is 1.8 V (logical ), the Fig. 11 . Schematic corresponding to the charge pump (shaded in Fig. 10 ) and OTA (shaded in Fig. 12 ). feedback voltage is 0 V, and the counter decrements. When the ADC output is 0 V (logical ), the feedback voltage is 1.8 V, and the counter increments. The counter output is converted to the analog domain using an 11-bit segmented DAC. The intent of the segmentation is to minimize DAC error in the center portion of the DAC dynamic range. The three most significant bits from the counter are thermometer-coded for coarse tuning and the other 8 bits are binary weighted for fine tuning. Both DAC segments are current steering architectures [27] with differential outputs directly combined along resistive ladders with 500 1.5 k , and 2.5 k . An operational transconductance amplifier (OTA) translates the differential voltage across resistors into an output current loading a resistive divider. Resistors and are set to 100 k to provide a nominal bias voltage of 0.9 V at one of the differential inputs to the master CML D-latch. Output current from the OTA adjusts this bias voltage from the nominal 0.9 V, creating a voltage difference with the other differential D-latch input in order to cancel any aggregate input-referred dc offset that may exist in the D-latch sampler. The 11-bit discretization of the counter/DAC constrains this bias voltage adjustment to discrete steps of 0.8 mV per clock cycle.
The OTA used in the digital feedback design uses the same circuit topology as shown in Fig. 11 for the charge pump, with Time-domain simulation is used to compare the operation of the analog and digital feedback networks of Figs. 10 and 12 with the DM concept presented in Section II. Fig. 13 shows the simulated -channel feedback voltage and output waveform for a monobit subsampler using analog feedback as described in Figs. 8 and 10 . The IF signal at the input to the chip is a 50-V sinusoid at 495.125 MHz, which ideally quantizes to a 125-kHz waveform with a 50% duty cycle when subsampled at a 1-MHz rate. The on-chip regulated voltage is 1.8 V so that the differential inputs to the master D-latch are ideally biased at about 900 mV. The initial condition on the 0.1-F feedback capacitor is set at 940 mV, creating a 40-mV offset at start-up between the master D-latch differential inputs. This dc offset results in a nonideal 37.5% duty cycle in the output waveform, as shown in Fig. 13(a) .
The complement of the output waveform drives the analog feedback circuit, pulling the feedback bias voltage down to the correct value of 900 mV until the output waveform stabilizes at the desired 50% duty cycle. Note that the duty cycle of the baseband output waveform can only change in 12.5% increments (i.e., 125-kHz/1-MHz) due to the 1-MHz sample rate. The slope of the up/down steps is 1.00/ 0.98 mV/ s, which agrees well with the discussion of (1) for a sample period 1 s, charge pump current 0.1 mA, and integrating capacitance 0.1 F. Simulation of the digital feedback circuit of Fig. 12 shows comparable results to those illustrated in Fig. 13 for the analog feedback circuit, with the distinction that the digitally-generated feedback voltage moves in discrete steps of 0.8 mV per 1-s clock cycle.
The RFIC feedback networks thus implement the DM principle presented in Section II. Chip-scale simulation of stochastic radar signals, however, requires simulations in the presence of noise that are currently computationally prohibitive. In the following section, experimental results directly confirm the ability of the DM technique to minimize the effects of dc offset in monobit ADCs subsampling pseudorandom-phase sinusoids in band-limited noise.
IV. EXPERIMENTAL RESULTS
Fig. 14 shows the fabricated monobit ADC, with analog DM, assembled onto a 0.38-mm-thick Rogers TMM10i printed circuit board. The 2 1 mm die size is dictated by compatibility with a multi-project wafer. For the analog DM ADC, active area is 0.17 mm , 60% of which is consumed by the voltage regulator and high-survivability RF-LDMOS input buffer. For the digital-DM ADC, active area is 0.28 mm , with 37% of that area taken up by the voltage regulator and RF-LDMOS input buffer. Excluding the 67-mW dissipation of the RF-LDMOS buffer, room-temperature power consumption is 23 mW for the analog-DM design and 34 mW for the digital-DM design. The inputs of both analog and digital DM RFICs are resistively impedance matched to 50 on the test boards; all signal and noise powers presented in this section include the effects of the resistive matching loss. For simplicity, a 1-MHz sample rate is used for all experimental demonstrations shown in this section. Fig. 15 shows the operation of the feedback loop in an unlocked condition. In this case, an unmodulated sinusoid at 495.2 MHz is input to the analog DM ADC and subsampled at 1 MHz. Subsampling this input signal results in a 40% duty-cycle square wave at 200 kHz. This 40% imbalance in the baseband waveform is an unavoidable result of discretizing the unmodulated 200-kHz waveform into half-cycle increments of the sample clock. The analog DM feedback signal is simultaneously monitored via ac coupling as it races between 1.8 and 0 V without the ability to correct for the 40% quantization imbalance due to the lack of pseudorandom modulation in the output data. The result thus illustrates the unlocked operation of the feedback loop: while the complement of the quantized data is high, the feedback voltage increments with a 1.21 mV/ s slope; while the complement of the quantized data is low, the feedback voltage decrements with a 1.24 mV/ s slope.
For the digital DM ADC, it is useful to illustrate the nonlinearities of the feedback by subsampling an unmodulated input signal that results in a balanced baseband waveform. Fig. 16 presents the results when the digital DM ADC subsamples an unmodulated 495.0125-MHz sinusoid at 1 MHz, resulting in a 50%-duty-cycle, 12.5-kHz square wave. Over the linear range of feedback (87.5% of the pulse period), the slope is either 0.73 mV/ s or 0.72 mV/ s, as fit by linear regression with %. For the remainder of the pulse period, the feedback slope is approximately zero due to the finite slew rate of the OTA. In addition, as shown in Fig. 16 , a 5-s delay occurs between the output waveform and feedback voltage due to latency in the discrete-time digital feedback network, which operates, in this case, at the same 1-MHz rate as the ADC sample clock.
A narrowband additive white Gaussian noise (AWGN) signal is generated to more fully evaluate the DM approach. The noise signal spans a 4-MHz bandwidth about a 495-MHz center frequency. Quantizing this signal with a monobit ADC ideally results in an equal number of "high"
and "low" logical samples at the ADC output, i.e., a quantization imbalance of zero. Fig. 17 illustrates the -channel quantization imbalance for a series of experiments on the analog and digital DM ADCs. In the figure, quantization imbalance is expressed as 20 log of the time-average value of the logical quantized output. For the first curve of Fig. 17 , the DM feedback is disconnected from the analog DM ADC, and a short to ground (i.e., an offset voltage of 0.9 V) is externally applied to one arm of the differential input to the master CML D-latch in Fig. 10 . At low input noise power, the ADC does not toggle and the quantization imbalance is therefore 0 dB. As input noise increases, the input noise overcomes the level of the quantization imbalance Fig. 18 . Output spectrum resulting from inputting a 0-dB SNR signal at 495.0125 MHz (0.1-mV noise) to the analog DM ADC while the DM function is disconnected and a 112-mV dc offset is externally enforced at the D-latch input. Undesired spectral components in addition to the desired 12.5 kHz baseband tone include a large dc tone, an image tone at 12.5 kHz that is 10 dB below the carrier, and both even-and odd-order distortion components. Output SINAD is 10.1 dB.
so that the ADC begins to toggle and the quantization imbalance decreases.
In the second curve of Fig. 17 , the DM feedback is again disconnected from the analog DM ADC, and a 112-mV offset is forced onto the D-latch input of Fig. 10 . In this case, the effect of dc offset on quantization imbalance is overcome at a lower level of input noise. Otherwise, the curve again conforms well to the theoretical trends as established in [3] .
For the third set of curves in Fig. 17 , the DM feedback is activated on the analog DM ADC so that the feedback generates the proper voltage to optimally bias the ADC within the 0-1.8-V range-in this case, 0.935 V under room-temperature conditions. The resulting quantization imbalance is extremely low, about 50 dB, even for input noise levels as small as 90 dBm. Furthermore, as temperature varies from 55 C to 85 C, the quantization imbalance remains 36 dB, indicating excellent balance in the charge pump up/down currents across this temperature range.
For the fourth set of curves in Fig. 17 , the DM feedback is activated on the digital DM ADC while the resistor in Fig. 12 is set at 77.8 k in order to artificially create a 112-mV offset between the differential inputs of the master CML D-latch. As indicated in the figure, the digital DM ADC achieves quantization imbalance 70 dB across the entire range of input noise power, independent of variations in temperature.
The DM approach is next evaluated by combining the 4-MHz band-limited noise with an unmodulated sinusoid chosen at a frequency offset from 495-MHz that should ideally subsample to 50% duty-cycle square waves at baseband. In Fig. 18, a 495 .0125-MHz, 0-dB SNR signal with 0.1-mV noise is input to the analog DM ADC while the DM function is disconnected and a 112-mV offset is externally enforced at the D-latch input. Performing a fast Fourier transform (FFT) on the resulting I/Q data stream integrated over samples results in the spectrum shown in the figure. The spectrum contains a strong tone at dc, the desired baseband tone at Fig. 19 . Repeating the test shown in Fig. 18 with the analog DM function activated. The dc tone is suppressed by 51 dB, and all even-order distortion components are eliminated. The image tone at 12.5 kHz remains 10 dB below the desired 12.5-kHz signal. Output SINAD is 5.0 dB. Fig. 20 . Repeating the test shown in Fig. 19 with the digital DM function activated and a 112-mV offset enforced at the D-latch input. The dc tone is suppressed by 92 dB, and all even-order distortion components are eliminated. The image rejection ratio is 15.6 dB; output SINAD is 4.1 dB.
12.5 kHz, a 12.5-kHz image tone suppressed by 10 dB, and both even-and odd-order distortion products. The output SINAD is 10.1 dB.
In Fig. 19 , the experiment is repeated with the DM function activated on the analog DM ADC, resulting in 51 dB suppression of the dc component and complete elimination of the even-order distortion terms. The output SINAD is 5.0 dB, and image rejection is 10 dB. In Fig. 20 , the DM function is activated on the digital DM ADC, again with the 112-mV offset in place, resulting in 92-dB suppression of the dc tone, 4.1-dB output SINAD, and 15.6-dB image suppression. Both Figs. 19 and 20 clearly indicate the power of the DM technique to counter the effects of dc offset in monobit subsampling ADCs. Interestingly, the effect of DM on the dc term and noise floor bears some resemblance to the effect of sigma-delta modulation (SDM) in oversampling RF receiver applications.
Finally, the experimental setup in Fig. 21 is used to demonstrate the effectiveness of the DM approach for improving the sensitivity of radar and coherent receivers. The vector signal generator outputs a sinusoid at 495 MHz plus an arbitrary Doppler shift. This RF sinusoid is BPSK modulated within the vector signal generator at a 1-MHz rate by a PN23 pseudorandom sequence. The modulated RF signal combines with the output of a programmable broadband noise source. The combined signal and noise are filtered by an 8-MHz-wide bandpass filter centered at 495 MHz. A power detector at the output of this bandpass filter allows a control loop (not shown) to continuously track and adjust the signal and noise powers input to the device under test (DUT) for calibrated, parametric testing across a range of input signal and noise powers. The DUT is clocked by a 1-MHz pulse generator. The resulting and sampled data, together with the original modulating PN sequence, feed into an Agilent Acqiris DP240 digitizer. The digitizer captures these data streams, transferring the information to a desktop computer where the and data are correlated with the PN sequence, integrated over time-domain samples, and transformed via the FFT to a complex baseband signal in the frequency domain. Synchronization between the vector signal generator, sample clock pulse generator, and digitizer is maintained by a 10-MHz rubidium source.
In Fig. 22 , the analog DM ADC detects the 20-kHz Doppler offset of a pseudorandom BPSK-encoded 495.02-MHz signal in calibrated narrowband noise using the setup detailed in Fig. 21 . Input SNR sweeps over a 30 to 20-dB range at fixed values of input noise varying from 1 V to 60 mV . Referring to the discussion in Appendix A, when the input noise level is sufficient to overcome the internal dc offsets of the monobit ADC, performance should conform closely to the ideal curve; for lower values of input noise, performance should degrade according to the characteristic shown in Fig. 1 , as is indeed the case in Fig. 22 . Comparing Fig. 22(a) and (b), in Fig. 22(a) , the DM function is active, but in Fig. 22(b) the DM function is disconnected so that a 0.9-V offset exists at the differential input to the master CML D-latch in Fig. 10 . The performance improvement due to DM feedback is as high as 52 dB at 50 V of input noise and as high as 6 dB at input noise levels of 5 mV . Referring to the results in Fig. 22(a) , the analog DM ADC is able to detect the Doppler offset of 1-V signals in only 1 V of noise. Furthermore, considering image rejection results not shown in the figure, the level of input noise needed to achieve 15-dB image rejection over the 20 to 10-dB input SNR range is at least 10 mV when the DM function is disconnected. When DM is activated, however, the required level of input noise to achieve 15 dB image rejection decreases to just 10 V . Fig. 23 repeats this parametric test for the digital DM ADC. In this case, however, Fig. 23(a) shows performance of the DM feedback as it corrects for a deliberate 112-mV offset in the voltage divider at the input to the CML D-latch of Fig. 12 . That offset remains in place in Fig. 23(b) , but with the DM feedback disconnected. For both sets of curves, performance degradation with decreasing values of input noise again conforms to the characteristic shown in Fig. 1 . In this case, improvements in output SINAD due to DM feedback are as high as 9 dB in the 1-100-V input noise range. Even at input noise levels of 1 mV , sensitivity improvements of 1 dB are still achieved. In practice, of course, receiver sensitivity improvements are application dependent. System benefits beyond an improvement in SINAD (e.g., a relaxation of digital filtering requirements or a reduction in the required number of samples) can simply be achieved as a result of the elimination even-order distortion, as already demonstrated in Figs. 18-20. It is useful to compare Figs. 22(a) and 23(a) in order to illustrate the similarity of the analog and digital feedback networks during locked operation. Across the range of input signal and noise levels, the results are in good agreement due to the identical design objectives for both circuits. For example, for 1-V input noise and 10-dB input SNR, output SINAD is 31.3 dB using analog feedback and 31.8 dB using digital feedback; for 100-V input noise and 20-dB input SNR, output SINAD is 25.4 dB using analog feedback and 25.6 dB using digital feedback; for higher levels of input noise, the agreement is likewise apparent.
It is noted that the complete matrix of measurements presented in Figs. 22 and 23 could be prohibitively complex for the purposes of product acceptance testing. In such cases, the noise-only quantization imbalance test shown in Fig. 17 would be especially simple to implement, requiring only a simple noise source and oscilloscope/digitizer. Alternatively, the highly linear behavior shown in Figs. 22 and 23 implies that the measurement matrix can be reduced to two input SNR levels, one at high SNR and the other at low SNR. The ultimate limitation on test time would then be the amount of time for the loop to lock, which can be determined by simulation at a specific input noise level or inferred from measurements such as Fig. 15 .
Finally, in order to establish the linearity impact, if any, of the DM technique, two simultaneous tones at 495.013 and 495.0195 MHz are input to the monobit ADC. The input noise level of 60 mV corresponds to the maximum level used in Figs. 22 and 23. As shown in Fig. 24 , output SINAD of the IM0 and IM3 tones conforms closely to ideal performance [3] , demonstrating that the DM technique has no significant impact on the monobit ADC's functional linearity.
V. CONCLUSION
This paper has presented a DM technique for improving the sensitivity of monobit subsamplers in radar and coherent receiver applications. The technique subtracts the time-average value of the subsampler output from the subsampler input in order to suppress the effect of dc offset, and is thus useful in any ADC scenario in which the successive data samples have a pseudostationary mean value.
Two realizations of the DM approach, one analog and the other digital, are fabricated as CMOS RFICs. Dynamic time domain measurements confirm that both designs implement the in-tended DM function. Output quantization imbalance decreases markedly with use of the DM circuits; performance remains robust over wide temperature variations. Downconversion of sinusoidal signals shows strong suppression of dc offset in the observed baseband spectrum. For PN-modulated sinusoids, DM allows detection of 1-V signals in 1-V of noise. Two tone testing shows no impact on monobit ADC linearity. These improvements to monobit ADC performance should have broad impact in high-sensitivity coherent receivers, with important applications to future "detection-at-the-limit" sensor systems.
APPENDIX A Reference [3] presents the effect of jitter on a monobit ADC both theoretically and experimentally. Fig. 1 plots the expected output SINAD when the rms jitter of the input RF signal is 5% of the inverse of the RF frequency. The result shows that jitter degrades ADC performance primarily at high input SNR conditions.
Reference [12] presents the impact of dc offset on the output autocorrelation function of a monobit ADC. Recasting that result in terms of the modern metric of SINAD yields the following equation:
(A1a) where is the ADC's output SINAD, is the input SNR, is the ratio of input-referred dc offset to input noise, (A1b) and is the Bessel function of the first kind of order one. Fig. 1 uses (A1) to illustrate the effect of dc offset on a monobit ADC for dB. The result shows that, unlike jitter, dc offset degrades ADC performance primarily at low input SNR conditions. To elaborate qualitatively, if the input noise falls below the ADC's total input-referred dc offset, only high input SNR can overcome the dc offset in order to reliably toggle the 1-bit quantization step. This relationship is described and studied parametrically in [12] and is illustrated in the measured results of Section IV.
Although input-referred dc offset is a useful concept for understanding performance degradation in monobit ADCs, it is unfortunately not a directly measurable quantity, nor does it directly correspond to specific, physical offsets present in the ADC circuit. A more useful, direct measure than is the "quantization imbalance," the mean value of the ADC's logical output under noise-only input conditions. Quantization imbalance is a physically measurable quantity and analytically related [3] to the nonphysical input-referred dc offset. Measured results in Fig. 17 of this paper study the effect of DM on measured quantization imbalance.
